# The Turtles Project: Design and Implementation of Nested Virtualization

Muli Ben-Yehuda<sup>†\*</sup> Michael D. Day<sup>‡</sup> Zvi Dubitzky<sup>†</sup> Michael Factor<sup>†</sup> Nadav Har'El<sup>†</sup> Abel Gordon<sup>†</sup> Anthony Liguori<sup>‡</sup> Orit Wasserman<sup>†</sup> Ben-Ami Yassour<sup>†</sup>

†IBM Research—Haifa

<sup>‡</sup>IBM Linux Technology Center


\*Technion—Israel Institute of Technology





#### What is nested x86 virtualization?


- Running multiple unmodified hypervisors
- With their associated unmodified VM's
- Simultaneously
- On the x86 architecture
- Which does not support nesting in hardware...
- ...but does support a single level of virtualization





# Why?

- Operating systems are already hypervisors (Windows 7 with XP mode, Linux/KVM)
- Security: attack via or defend against hypervisor-level rootkits such as Blue Pill
- To be able to run other hypervisors in clouds
- Co-design of x86 hardware and system software
- Testing, demonstrating, debugging, live migration of hypervisors





#### Related work

- First models for nested virtualization [PopekGoldberg74, BelpaireHsu75, LauerWyeth73]
- First implementation in the IBM z/VM; relies on architectural support for nested virtualization (sie)
- Microkernels meet recursive VMs [FordHibler96]: assumes we can modify software at all levels
- x86 software based approaches (slow!) [Berghmans10]
- KVM [KivityKamay07] with AMD SVM [RoedelGraf09]
- Early Xen prototype [He09]
- Blue Pill rootkit hiding from other hypervisors [Rutkowska06]



# What is the Turtles project?




- Efficient nested virtualization for Intel x86 based on KVM
- Runs multiple guest hypervisors and VMs: KVM, VMware, Linux, Windows, . . .
- Code publicly available



# What is the Turtles project? (cont')


- Nested VMX virtualization for nested CPU virtualization
- Multi-dimensional paging for nested MMU virtualization
- Multi-level device assignment for nested I/O virtualization
- Micro-optimizations to make it go fast






## Theory of nested CPU virtualization

- Trap and emulate[PopekGoldberg74] ⇒ it's all about the traps
- Single-level (x86) vs. multi-level (e.g., z/VM)
- Single level ⇒ one hypervisor, many guests
- Turtles approach: L<sub>0</sub> multiplexes the hardware between L<sub>1</sub> and L<sub>2</sub>, running both as guests of L<sub>0</sub>—without either being aware of it
- (Scheme generalized for n levels; Our focus is n=2)



#### Nested VMX virtualization: flow


- $L_0$  runs  $L_1$  with VMCS<sub>0 $\rightarrow$ 1</sub>
- L<sub>1</sub> prepares VMCS<sub>1→2</sub> and executes vmlaunch
- vmlaunch traps to L<sub>0</sub>
- $L_0$  merges VMCS's:  $VMCS_{0\rightarrow 1}$  merged with  $VMCS_{1\rightarrow 2}$  is  $VMCS_{0\rightarrow 2}$
- L<sub>0</sub> launches L<sub>2</sub>
- L<sub>2</sub> causes a trap
- L<sub>0</sub> handles trap itself or forwards it to L<sub>1</sub>
- . .
- eventually, L<sub>0</sub> resumes L<sub>2</sub>
- repeat





# Exit multiplication makes angry turtle angry

- To handle a single L<sub>2</sub> exit, L<sub>1</sub> does many things: read and write the VMCS, disable interrupts, . . .
- Those operations can trap, leading to exit multiplication
- Exit multiplication: a single L<sub>2</sub> exit can cause 40-50 L<sub>1</sub> exits!
- Optimize: make a single exit fast and reduce frequency of exits




#### Introduction to x86 MMU virtualization

- x86 does page table walks in hardware
- MMU has one currently active hardware page table
- Bare metal ⇒ only needs one logical translation, (virtual → physical)
- Virtualization ⇒ needs two logical translations
  - Ouest page table: (guest virt → guest phys)
  - ② Host page table: (guest phys → host phys)
- ...but MMU only knows to walk a single table!




## Software MMU virtualization: shadow paging



- Two logical translations compressed onto the shadow page table [DevineBugnion02]
- Unmodified guest OS updates its own table
- Hypervisor traps OS page table updates
- Hypervisor propagates updates to the hardware table
- MMU walks the table
- Problem: traps are expensive



## Hardware MMU virtualization: Extended Page Tables




- Two-dimensional paging: guest owns GPT, hypervisor owns EPT [BhargavaSerebrin08]
- Unmodified guest OS updates GPT
- $\bullet$  Hypervisor updates EPT table controlling (guest phys  $\to$  host phys) translations
- MMU walks both tables




# Nested MMU virt. via multi-dimensional paging

- Three logical translations:  $L_2$  virt  $\rightarrow$  phys,  $L_2 \rightarrow L_1$ ,  $L_1 \rightarrow L_0$
- Only two tables in hardware with EPT:
   virt → phys and guest physical → host physical
- L<sub>0</sub> compresses three logical translations onto two hardware tables






#### Baseline: shadow-on-shadow



- Assume no EPT table; all hypervisors use shadow paging
- Useful for old machines and as a baseline
- Maintaining shadow page tables is expensive
- Compress: three logical translations ⇒ one table in hardware


#### Better: shadow-on-EPT




- Instead of one hardware table we have two
- Compress: three logical translations ⇒ two in hardware
- Simple approach: L<sub>0</sub> uses EPT, L<sub>1</sub> uses shadow paging for L<sub>2</sub>
- Every L<sub>2</sub> page fault leads to multiple L<sub>1</sub> exits



# Best: multi-dimensional paging




- EPT table rarely changes; guest page table changes a lot
- Again, compress three logical translations ⇒ two in hardware
- L<sub>0</sub> emulates EPT for L<sub>1</sub>
- $L_0$  uses  $EPT_{0\rightarrow 1}$  and  $EPT_{1\rightarrow 2}$  to construct  $EPT_{0\rightarrow 2}$






#### Introduction to I/O virtualization


- From the hypervisor's perspective, what is I/O?
- (1) PIO (2) MMIO (3) DMA (4) interrupts
- Device emulation [Sugerman01]



Para-virtualized drivers [Barham03, Russell08]



Direct device assignment [Levasseur04, Yassour08]




- Direct assignment best performing option
- Direct assignment requires IOMMU for safe DMA bypass



# Multi-level device assignment

- With nested 3x3 options for I/O virtualization ( $L_2 \Leftrightarrow L_1 \Leftrightarrow L_0$ )
- Multi-level device assignment means giving an L<sub>2</sub> guest direct access to L<sub>0</sub>'s devices, safely bypassing both L<sub>0</sub> and L<sub>1</sub>



- How? L<sub>0</sub> emulates an IOMMU for L<sub>1</sub> [Amit11]
- L<sub>0</sub> compresses multiple IOMMU translations onto the single hardware IOMMU page table
- L<sub>2</sub> programs the device directly
- Device DMA's into L<sub>2</sub> memory space directly



# Micro-optimizations

- Goal: reduce world switch overheads
- Reduce cost of single exit by focus on VMCS merges:
  - Keep VMCS fields in processor encoding
  - Partial updates instead of whole-sale copying
  - Copy multiple fields at once
  - Some optimizations not safe according to spec
- Reduce frequency of exits—focus on vmread and vmwrite
  - Avoid the exit multiplier effect
  - Loads/stores vs. architected trapping instructions
  - Binary patching?



## Nested VMX support in KVM

```
Date: Mon, 16 May 2011 22:43:54 +0300
From: Nadav Har'El <nyh (at) il.ibm.com>
To: kvm [at] vger.kernel.org
Cc: gleb [at] redhat.com, avi [at] redhat.com
Subject: [PATCH 0/31] nVMX: Nested VMX, v10
```

Ηi,

This is the tenth iteration of the nested VMX patch set. Improvements in this version over the previous one include:

- \* Fix the code which did not fully maintain a list of all VMCSs loaded on each CPU. (Avi, this was the big thing that bothered you in the previous version).
- Add nested-entry-time (L1->L2) verification of control fields of vmcs12 procbased, pinbased, entry, exit and secondary controls - compared to the capability MSRs which we advertise to L1.

[many other changes trimmed]

This new set of patches applies to the current KVM trunk (I checked with 6f1bd0daae731ff07f4755b4f56730a6e4a3c1cb).

If you wish, you can also check out an already-patched version of KVM from branch "nvmx10" of the repository:


git://github.com/nyh/kvm-nested-vmx.git



#### Windows XP on KVM L<sub>1</sub> on KVM L<sub>0</sub>



## Linux on VMware L<sub>1</sub> on KVM L<sub>0</sub>



## **Experimental Setup**

- Running Linux, Windows, KVM, VMware, SMP, ...
- Macro workloads:
  - kernbench
  - SPECjbb
  - netperf
- Multi-dimensional paging?
- Multi-level device assignment?
- KVM as L<sub>1</sub> vs. VMware as L<sub>1</sub>?

 See paper for full experimental details and more benchmarks and analysis






## Macro: SPECjbb and kernbench

kernbench				
	Host	Guest	Nested	Nested <sub>DRW</sub>
Run time	324.3	355	406.3	391.5
% overhead vs. host	-	9.5	25.3	20.7
% overhead vs. guest	-	-	14.5	10.3
SPECjbb				
	Host	Guest	Nested	Nested <sub>DRW</sub>
Score	90493	83599	77065	78347
% degradation vs. host	-	7.6	14.8	13.4
% degradation vs. guest	-	-	7.8	<u>6.3</u>

Table: kernbench and SPECjbb results

- Exit multiplication effect not as bad as we feared
- Direct vmread and vmwrite (DRW) give an immediate boost
- Take-away: each level of virtualization adds approximately the same overhead!

# Macro: multi-dimensional paging




- Impact of multi-dimensional paging depends on rate of page faults
- Shadow-on-EPT: every L<sub>2</sub> page fault causes L<sub>1</sub> multiple exits
- Multi-dimensional paging: only EPT violations cause L<sub>1</sub> exits
- EPT table rarely changes: #(EPT violations) << #(page faults)
- Multi-dimensional paging huge win for page-fault intensive kernbench



Improvement ratio


# Macro: multi-level device assignment



- Benchmark: netperf TCP\_STREAM (transmit)
- Multi-level device assignment best performing option
- But: native at 20%, multi-level device assignment at 60% (x3!)
- Interrupts considered harmful, cause exit multiplication




## Macro: multi-level device assignment (sans interrupts)



- What if we could deliver device interrupts directly to L<sub>2</sub>?
- Only 7% difference between native and nested guest!



# Micro: synthetic worst case CPUID loop



- CPUID running in a tight loop is not a real-world workload!
- Went from 30x worse to "only" 6x worse
- A nested exit is still expensive—minimize both single exit cost and frequency of exits



#### Conclusions

- Efficient nested x86 virtualization is challenging but feasible
- A whole new ballpark opening up many exciting applications—security, cloud, architecture, . . .
- Current overhead of 6-14%
  - Negligible for some workloads, not yet for others
  - Work in progress—expect at most 5% eventually
- Code is available
- Why Turtles?It's turtles all the way down





## Questions?



